• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    The invention relates to a microcontroller comprising: a core; a power supply unit of the core, comprising at least one input for receiving an external output signal of a standby mode; and a module (3) intercepting said external signal and transmitting it with delay to said management unit.
    公开号:FR3044120A1
    申请号:FR1561202
    申请日:2015-11-20
    公开日:2017-05-26
    发明作者:Nicolas Froidevaux；Jean-Michel Gril-Maffre；Jean-Pierre Leca
    申请人:STMicroelectronics Rousset SAS；
    IPC主号:
    专利说明:

    SLEEPING AN ELECTRONIC CIRCUIT
    Field
    The present description generally relates to electronic circuits and, more particularly, the standby of a microcontroller.
    Presentation of the prior art
    In many applications, it is desired to minimize the power consumption of an electronic circuit when the latter is not used. We then foresee mechanisms of standby which allow to reduce the consumption of the circuit.
    In electronic circuits including a microcontroller, the latter usually integrates standby functions to put his heart to sleep for periods when it is not used. During these waking periods, other circuits of the microcontroller monitor the input / output of the microcontroller to detect a need to wake the heart. summary
    It would be desirable to reduce the residual consumption of a microcontroller, including during standby periods.
    One embodiment overcomes all or part of the disadvantages of the usual circuits of standby of a microcontroller.
    One embodiment proposes a solution that is easy to implement.
    Thus, an embodiment provides a microcontroller comprising: a core; a power supply unit of the core, comprising at least one input for receiving an external output signal of a standby mode; and a module intercepting said external signal and transmitting it late to said management unit.
    According to one embodiment, said management unit includes a logic function for storing said input signal.
    According to one embodiment, said logic function is reset by the management unit at the end of said delay.
    According to one embodiment, said module receives the output of said logic function and combines it with information representative of the supply voltage of the microcontroller.
    According to one embodiment, said module triggers a delay when the level of the supply voltage reaches a threshold.
    Brief description of the drawings
    These and other features and advantages will be set forth in detail in the following description of particular embodiments, given in a non-limiting manner, in relation to the appended figures in which: FIG. realization of a microcontroller; Fig. 2 is a block diagram showing an embodiment of a microcontroller standby circuit; Fig. 3 is a block diagram showing an embodiment of a wake-up circuit of the microcontroller; and FIGS. 4A, 4B and 4C illustrate, in the form of timing diagrams, the operation of the circuit of FIG. 3. Detailed description
    The same elements have been designated with the same references in the various figures. In particular, the structural and / or functional elements common to the different embodiments may have the same references and may have identical structural, dimensional and material properties. For the sake of clarity, only the elements useful for understanding the described embodiments have been shown and will be detailed. In particular, the elements present in the microcontroller whose standby control is controlled have not been detailed, the described embodiments being compatible with the usual applications. When referring to the terms "about", "approximately" or "of the order of", this means to within 10%, preferably to within 5%.
    FIG. 1 schematically represents an embodiment of a microcontroller 1. In the example represented in FIG. 1, the microcontroller comprises a core 2 (CORE) and a circuit 4 for restarting or resetting the power supply of the microcontroller. heart 2.
    For simplicity, all the circuits internal to the microcontroller 1 have not been represented. Only the circuits involved in the standby and waking were represented. In particular, the microcontroller 1 comprises volatile and nonvolatile storage elements and various coprocessors and input-output circuits which have not been illustrated. In addition, we consider the restart function of the circuit because, as we will see later, it is this function that can be problematic. However, the circuit 4 generally also includes other power control functions.
    In a usual solution, during a standby, the power supply of the core 2 of the microcontroller is cut off.
    However, the equivalent of the circuit 4 remains powered in order to be able to detect a need for restart by interpreting the inputs-outputs 5 of the microcontroller.
    The described embodiments originate from a new analysis of the needs of a microcontroller considering that some applications do not need a monitoring of their power supply.
    Based on this observation, we can then turn off the power monitoring unit. However, one of the reasons why this power monitoring unit 4 is generally never cut is that it must be able to detect a restart related to a decrease followed by a rise in the supply voltage . In the usual solutions, if the power monitoring block 4 is cut off, it is not possible to wake the system correctly to restart the microcontroller. In particular, certain logic circuits then take indeterminate states at the power supply. The start of the power detection block can then be prevented by these indeterminate states. The consequence of adding this stop capacity of the power monitoring block would then be to make the start of the microcontroller unpredictable (can not start following the indeterminate state).
    It is planned to add to the microcontroller and, more particularly, to its reset block of the power monitoring circuit 4, an extinction / ignition module 3 (SHUTDOWN).
    For this, we distinguish, in the circuit 4, a function 42 (PM RESET) restart or reset of the power (Power Management), therefore the system, and a logic function 44 (SB LOGIC) extinction detection / ignition of function 42.
    The two functions 42 and 44 of the circuit 4 communicate with the module 3 separately. Only the function 42 communicates with the heart 2 to wake it up. The function 44 intercepts a wake-up request from the outside of the microcontroller 2 and, instead of transmitting it to the circuit 42, transmits it to the module 3 which provides the reset or start command of the power supply. circuit 4 which manages the supply of the rest of the product (microcontroller).
    Thus, in the standby periods, only the logic block 44 and the module 3 remain active, which considerably reduces consumption.
    FIG. 2 very schematically shows an embodiment of an interconnection between the functions 42, 44 and 3, showing the interception of the logic reset signal of the block 42 by the module 3.
    In this example, the logic function 44 is provided for each external resource capable of waking the microcontroller by a flip-flop whose clock input, active for example on a rising edge, receives (inputs 5) microcontroller reactivation information ( standby output). The output S44 of this flip-flop is processed by the module 3, an output of which activates the reset (reactivation) of the power supply by the block 42. Once the block 42 has restarted, the core 2 is again active. A role of the circuit 3 is to interrupt the output signal of the flip-flop 44 so as to prevent the activation of a reset of the circuit 42 causes a reset of the flip-flop (link 46 between the output of the block 42 is the reset input of the flip-flop).
    The number of latches 44 depends on the number of possible wake up inputs of the microcontroller 1.
    In practice, the module 3 simply interrupts the reset signal according to the state of the power supply. In other words, the circuit 3 does not modify the reset signal if the power supply is active but delays it during an alarm.
    FIG. 3 is a simplified block diagram of an embodiment of module 3.
    According to this embodiment, the module 3 comprises a block 32 (SUPPLY MONITORING) for detecting the supply voltage Vdd of the microcontroller, which therefore detects whether or not the power supply function 42 is active. As a particular embodiment, the detector 32 comprises a logic inverter 322 powered by the voltage Vdd (rails Vdd and GND) applied to the microcontroller and whose input is connected to the midpoint of a series association of a resistor 324 and a diode 326. The value of resistor 324 sets the switchover threshold of inverter 322.
    The result S32 of the detection passes through a retarder 34 (TIMER) before being applied to a first input of a logic gate 36 of the AND type. The second input of the gate 36 receives the output signal S44 of the flip-flop 44.
    In the case of a plurality of inputs 5, therefore flip-flops 44, each flip-flop is associated with a logic gate (in the example shown a second gate 36 '), a first input of which receives the output of the retarder 34 and a second input of which receives the output (for example S44 ') of the flip-flop concerned.
    In practice, the circuit 42 also includes a power monitoring function Vdd. However, this function must be precise for the operation of the microcontroller 1, which implies a significant consumption. The detection carried out by the module 3 whose only function is to mask the state of the start command, which can be indeterminate at very low voltage or at the beginning of the rise of the power supply, does not need this precision and can be very simple (and low consumption) as shown in Figure 3.
    FIGS. 4A, 4B and 4C illustrate, in chronograms, the operation of the circuit of FIG. 3. FIG. 4A represents an example of variation of the voltage Vdd during an alarm. FIG. 4B represents the corresponding shape of the signal S32. FIG. 4C represents the corresponding appearance of the signal S36 output from the gate 36.
    Assume an initial state in which the voltage Vdd is zero, that is to say that the power is off (microcontroller standby). At a time t1, the voltage Vdd begins to grow under the effect of an alarm system (signal switching 5, Figure 2). When the voltage Vdd reaches (time t2) the threshold, set by the resistor 324 and the diode 32 6, the output S32 of the inverter 322 reproduces the value of the voltage Vdd. The timer T fixed by the circuit 34 causes that at a later time t3, the output S36 of the gate 36 switches to the high state. Indeed, the output of the flip-flop 44 is in the high state since the signal 5 has switched.
    The delay T is chosen so that the level of the voltage Vdd at the end of the duration T is greater than the triggering threshold of the reset input of the circuit 42. Thus, after the delay T, when the signal is provided at the output of the circuit 34, the voltage Vdd is sufficient for the circuit 42 to be activated immediately. The start of the microcontroller power management circuit 42 is thus performed correctly. Once the voltage is restored by the circuit 42, the flip-flop 44 is reset (FIG. 2) and is thus ready for a subsequent restart.
    An advantage of the embodiments described is that they solve the possible problem of an unknown state of output of the latch or flip-flops 44 during a wake up of the system.
    It is now possible to sleep power supply 4 (with the exception of logic function 44) and wake it up when necessary.
    Another advantage is that the standby (shutdown) process in most cases does not need to be changed. Indeed, it is sufficient that the reset system has a start / stop command, which in practice is almost always the case.
    Another advantage of the described embodiments is that they introduce only a small residual consumption.
    Various embodiments have been described. Various variations and modifications will be apparent to those skilled in the art. In particular, the number of inputs processed by the circuit 3 depends on the number of wake-up inputs of the microcontroller. In addition, the choice of detection thresholds also depends on the application. Finally, the practical implementation of the embodiments that have been described is within the abilities of those skilled in the art from the functional indications given above.
    权利要求:
    Claims (5)
    [1" id="c-fr-0001]
    Microcontroller (1) comprising: a core (2); a core power management unit (4) having at least one input for receiving an external output signal (5) of a sleep mode; and a module (3) intercepting said external signal and transmitting it with delay to said management unit.
    [2" id="c-fr-0002]
    2. Microcontroller according to claim 1, wherein said management unit (4) comprises a logic function (44) for storing said input signal (5).
    [3" id="c-fr-0003]
    3. Microcontroller according to claim 2, wherein said logic function (44) is reset by the management unit (4) after said delay.
    [4" id="c-fr-0004]
    4. Microcontroller according to claim 2 or 3, wherein said module (3) receives the output of said logic function (44) and combines it with information representative of the supply voltage (Vdd) of the microcontroller.
    [5" id="c-fr-0005]
    5. Microcontroller according to claim 4, wherein said module (3) triggers a delay when the level of the supply voltage (Vdd) reaches a threshold.
    类似技术:
    公开号 | 公开日 | 专利标题
    EP3171244A1|2017-05-24|Placement of an electronic circuit in standby
    FR2947930A1|2011-01-14|USB ATTACHMENT DETECTION
    EP1447736A1|2004-08-18|Microprocessor having low power consumption modes
    FR2959580A1|2011-11-04|CIRCUIT AND METHOD FOR DETECTING FAULT INJECTION ATTACK
    EP2846394A1|2015-03-11|Smart battery provided with a circuit for managing the supply voltage
    FR2536878A1|1984-06-01|AUTOMATIC TRANSFER CIRCUIT IN THE ACTIVITY OF A PROCESSOR
    EP1688956A1|2006-08-09|Dynamic memory for mobile phone
    FR2918188A1|2009-01-02|METHOD AND SYSTEM FOR MANAGING POWER SUPPLY CUTOFFS ABOARD AN AIRCRAFT
    EP2073212B1|2011-05-11|Low-consumption device for reading from a non-volatile memory, and method of activating same
    FR2875950A1|2006-03-31|TOLERANT STRUCTURE AT VOLTAGE FOR INPUT / OUTPUT CELLS
    FR2844892A1|2004-03-26|Method of optimizing the functioning of real-time clock for microcontrollers, includes generation of re-initializing command when duration of separation of successive commands exceeds particular range
    FR3066050B1|2019-06-21|METHOD AND DEVICE FOR MONITORING THE POWER SUPPLY OF A PROCESSING UNIT
    FR2783649A1|2000-03-24|Filter circuit for clock signal with limited high and low frequency content, uses two activation circuits operating selectively to ensure output of even length pulses
    JP2020535729A5|2021-10-21|
    EP0886023B1|2004-08-04|Redundant contral system for a lock
    EP1632837A1|2006-03-08|Method for configuring a microcontroller system clock
    FR3052574A1|2017-12-15|OPTIMIZED POWER MANAGEMENT OF A MICROCONTROLLER
    EP2146432A1|2010-01-20|Device for backing up the configuration of terminals of an integrated circuit, and method of implementing the device
    EP1102158B1|2012-08-08|Apparatus and procedure for controlling the operation of an electronic system in a "grey zone"
    FR2981774A1|2013-04-26|DEVICE AND METHOD FOR GUARANTEEING THE DETECTION OF ALARM EVENTS IN THE STOPPING PHASE OF A CONTROL DEVICE
    WO2014195012A1|2014-12-11|Method for optimizing the use of a non-volatile memory in a motor vehicle computer for monitoring a functional member
    WO2010081954A1|2010-07-22|Method and device for controlling the awaking of facilities belonging to at least one multiplexed network, by counting untimely wake-ups
    FR2770006A1|1999-04-23|Circuit to reset microprocessors to their initial state
    EP1303043A1|2003-04-16|Digital filter for suppressing glitches
    EP1146655B1|2007-08-22|Sytem and method for maintaining automatically in operation a portable communication device
    同族专利:
    公开号 | 公开日
    US10719331B2|2020-07-21|
    US20170147362A1|2017-05-25|
    FR3044120B1|2017-12-15|
    CN106774784A|2017-05-31|
    CN206058183U|2017-03-29|
    EP3171244A1|2017-05-24|
    US20180329721A1|2018-11-15|
    CN106774784B|2020-02-28|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    EP0537525A2|1991-09-30|1993-04-21|Kabushiki Kaisha Toshiba|Computer system with reset function performing system reset after a power failure|
    EP0746817B1|1991-11-12|2000-07-05|Microchip Technology Inc.|Microcontroller power-up delay|
    EP1102158A1|1999-11-22|2001-05-23|EM Microelectronic-Marin SA|Apparatus and procedure for controlling the operation of an electronic system in a "grey zone"|
    US20050034016A1|2003-07-02|2005-02-10|Stmicroelectronics S.A.|Microcontroller with logic protection against electrostatic discharges|
    US5675272A|1995-12-11|1997-10-07|Taiwan Semiconductor Manufacturing Company Ltd.|Power level sensing for mixed voltage chip design|
    CN201083993Y|2007-09-25|2008-07-09|上海海尔集成电路有限公司|Microcontroller|
    US9189048B2|2008-09-10|2015-11-17|Apple Inc.|Circuit having a low power mode|
    US8415993B1|2011-10-26|2013-04-09|Sand 9, Inc.|Power-on reset circuit and method|
    US9323312B2|2012-09-21|2016-04-26|Atmel Corporation|System and methods for delaying interrupts in a microcontroller system|
    CN104143855A|2013-05-07|2014-11-12|冠捷投资有限公司|Power supply unit capable of achieving zero stand-by power consumption|
    CN104730971B|2013-12-24|2017-08-25|黄冠雄|Low power consumption standby system and equipment|
    US9312850B2|2014-08-20|2016-04-12|Freescale Semiconductor, Inc.|Testable power-on-reset circuit|
    FR3044120B1|2015-11-20|2017-12-15|Stmicroelectronics Sas|SLEEPING AN ELECTRONIC CIRCUIT|FR3044120B1|2015-11-20|2017-12-15|StmicroelectronicsSas|SLEEPING AN ELECTRONIC CIRCUIT|
    FR3110442A1|2020-05-22|2021-11-26|Laurent Berneman|Method of coordinated communication between at least two wireless stimulation capsules for a muscle or nerve stimulation system|
    FR3113746A1|2020-08-27|2022-03-04|StmicroelectronicsSas|Integrated circuit, reset method and computer program product|
    法律状态:
    2016-10-20| PLFP| Fee payment|Year of fee payment: 2 |
    2017-05-26| PLSC| Publication of the preliminary search report|Effective date: 20170526 |
    2017-10-20| PLFP| Fee payment|Year of fee payment: 3 |
    2018-10-24| PLFP| Fee payment|Year of fee payment: 4 |
    2020-10-16| ST| Notification of lapse|Effective date: 20200914 |
    优先权:
    申请号 | 申请日 | 专利标题
    FR1561202A|FR3044120B1|2015-11-20|2015-11-20|SLEEPING AN ELECTRONIC CIRCUIT|FR1561202A| FR3044120B1|2015-11-20|2015-11-20|SLEEPING AN ELECTRONIC CIRCUIT|
    EP16162519.9A| EP3171244A1|2015-11-20|2016-03-29|Placement of an electronic circuit in standby|
    CN201620465377.9U| CN206058183U|2015-11-20|2016-04-22|Microcontroller|
    CN201610338478.4A| CN106774784B|2015-11-20|2016-04-22|Standby mode for electronic circuits|
    US15/153,118| US20170147362A1|2015-11-20|2016-05-12|Stand-by mode of an electronic circuit|
    US16/026,233| US10719331B2|2015-11-20|2018-07-03|Stand-by mode of an electronic circuit|
    [返回顶部]